View AS27C010A-15ECAMQ_6721947.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 1 features ? organized 131,072 x 8 ? single +5v 10% power supply ? operationally compatible with existing megabit eproms ? industry standard 32-pin ceramic dual-in-line package ? all inputs/outputs fully ttl compatible ? 8-bit output for use in microprocessor-based systems ? very high-speed snap! pulse programming ? power-saving cmos technology ? 3-state output buffers ? 400mv minimum dc noise immunity with standard ttl loads ? latchup immunity of 250 ma on all input and output pins ? no pullup resistors required ? low power dissipation (vcc = 5.5v) -active - 165 mw worst case -standby - 0.55 mw worst case (cmos-input levels) options marking ? timing 120ns access -12 150ns access -15 200ns access -20 ? package(s) ceramic dip (600mils) j no. 114 ceramic lcc (450 x 500mils) eca no. 208 ? operating temperature ranges military (-55 o c to +125 o c) m industrial (-40c to +85c) i pin assignment (top view) available as military specifications ? smd 5962-89614 ? mil-std-883 ? cots-pems version 32-pin dip (j) (600 mil) 1 meg uveprom uv erasable programmable read-only memory for more products and information please visit our web site at www.austinsemiconductor.com general description the smj27c010a series are 131072 by 8-bit (1048576-bit), ultaviolet (uv) light erasable, electrically programmable read-only memories (eproms). these devices are fabricated using power-saving cmos technology for high speed and simple interface with mos and bipolar circuits. all inputs (including program data inputs) can be driven by series 54 ttl circuits without the use of external pullup resistors. each output can drive one series 54 ttl circuit without external resistors. the smj27c010a eprom is offered in a ceramic dual-in-line package (j suffix) designed for insertion in mounting-hole rows on 15.2mm (600mil) centers, and a 450 x 550 mil ceramic lcc package (eca suffix). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 v pp a16 a15 a12 a7 a6 a5 a4 a3 a2 a1 a0 dq0 dq1 dq2 gnd vcc pgm\ nc a14 a13 a8 a9 a11 g\ a10 e\ dq7 dq6 dq5 dq4 dq3 pin name function a0 - a18 address inputs dq0-dq7 inputs (programming)/outputs e\ chip enable g\ output enable gnd ground pgm\ program v cc 5v supply v pp 13v power supply* *only in program mode. these eproms operate from a single 5v supply (in the read mode), and therefore, are ideal for use in microprocessor-based systems. one other 13v supply is needed for programming. all programming signals are ttl level. these devices are programmable using the snap! pulse programming algorithm. the snap! pulse programming algorithm uses a v pp of 13v and a v cc of 6.5v for a nominal programming time of thirteen seconds. for programming outside the system, existing eprom programmers can be used. locations can be programmed singly, in blocks, or at random. 32-pin lcc (eca) (450 x 550 mils) 4 3 2 1 32 31 30 a12 a14 a10 nc v cc a15 ce2 14 15 16 17 18 19 20 dq2 dq3 v ss dq4 dq5 dq6 dq7 5 6 7 8 9 10 11 12 13 a7 a6 a5 a4 a3 a2 a1 a0 dq1 29 28 27 26 25 24 23 22 21 we a13 a8 a9 a11 oe a10 ce1 dq8 \ \ 6 \ a12 a15 a16 v pp v cc pgm\ nc a7 a6 a5 a4 a3 a2 a1 a0 dq0 dq1 dq2 gnd dq3 dq4 dq5 dq6 a14 a13 a8 a9 a11 g\ a10 e\ dq7
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 2 functional block diagram* operation the seven modes of operation are listed in table 1. the read mode requires a single 5v supply. all inputs are ttl level except for v pp during programming (13v for snap! pulse), and 12v on a9 for signature mode. table 1. operation modes notes: * x can be v il or v ih . **v h = 12v 0.5v # die is texas instruments. user can program on benchtop programmer by selecting either tms27c010a or smj27c010a from the devi ce type selection menu. a0 a1 a2 a3 a4 a5 dq0 a6 dq1 a7 dq2 a8 dq3 a9 dq4 a10 dq5 a11 dq6 a12 dq7 a13 a14 a15 a16 e\ g\ & 12 [pwr dwn] 11 10 9 8 7 6 5 27 26 23 25 4 28 29 3 2 22 24 en a a a a a a a a 13 14 15 17 18 19 20 21 eprom 131,072 x 8 0 16 a 0 131,071 read output disable standby programming verify program inhibit e\ v il v il v ih v il v il v ih g\ v il v ih x v ih v il x pgm\ x x x v il v ih x v pp v cc v cc v cc v pp v pp v pp v cc v cc v cc v cc v cc v cc v cc a9 x x x x x x v h ** v h ** a0 x x x x x x v il v ih mfg device 97 d6 function signature mode mode* v il v il x v cc v cc dq0-dq7 data out high-z high-z data in data out high-z code # * this symbol is in accordance with ansi/ieee std 91-1984 and iec publication 617-12. j package illustrated.
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 3 read/output disable when the outputs of two or more smj27c010as are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. to read the output of a single device, a low level signal is applied to the e\ and g\ pins. all other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. latchup immunity latchup immunity on the smj27c010a is a minimum of 250ma on all inputs and outputs. this feature provides latchup immunity beyond any potential transients at the printed circuit board level when the devices are interfaced to industry-standard ttl or mos logic devices. the input/ output layout approach controls latchup without compromising performance or packing density. power down active i cc supply current can be reduced from 30ma to 500a by applying a high ttl input on e\ and to 100a by applying a high cmos input on e\. in this mode all outputs are in the high-impedance state. erasure before programming, the smj27c010a eprom is erased by exposing the chip through the transparent lid to a high- intensity ultraviolet light (wavelength 2537 ?). the recommended minimum exposure dose (uv intensity x exposure time) is 15-w . s/cm 2 . a typical 12-mw/cm 2 , filterless uv lamp erases the device in 21 minutes. the lamp should be located about 2.5cm above the chip during erasure. after erasure, all bits are in the high state. it should be noted that normal ambient light contains the correct wavelength for erasure; therefore, when using the smj27c010a, the window should be covered with an opaque label. after erasure (all bits in logic high state), logic lows are programmed into the desired locations. a programmed low can be erased only by ultraviolet light. snap! pulse programming the smj27c010a is programmed by using the snap! pulse programming algorithm as illustrated by the flow chart (figure 1). this algorithm programs in a nominal time of thirteen seconds. actual programming time varies as a function of the programmer used. the snap! pulse programming algorithm uses an initial pulse of 100 microseconds (s) followed by a byte verification to determine when the addressed byte has been successfully programmed. up to ten 100s pulses per byte are provided before a failure is recognized. the programming mode is achieved when v pp = 13v, v cc = 6.5v, e\ = v il , and g\ = v ih . data is presented in parallel (eight bits) on pins dq0 through dq7. once addresses and data are stable, pgm\ is pulsed low. more than one device can be programmed when the devices are connected in parallel. locations can be programmed in any order. when the snap! pulse programming routine is complete, all bits are verified with v cc = v pp = 5v 10%. program inhibit programming can be inhibited by maintaining high level inputs on the e\ or the pgm\ pins. program verify programmed bits can be verified with v pp = 13v when g\ = v il , and e\ = v il , and pgm\ = v ih . signature mode the signature mode provides access to a binary code identifying the manufacturer and type. this mode is activated when a9 (pin 26) is forced to 12v. two identifier bytes are accessed by toggling a0. all other addresses must be held low. the signature code for these devices is 97d6. a0 low selects the manufacturer?s code 97 (hex), and a0 high selects the device code d6 (hex), as shown in table 2. table 2. signature modes * e\ = g\ = v il , a1 - a8 = v il , a9 = v h , a10 - a16 = v il , v pp = v cc . a0 dq7 dq6 dq5 dq4 dq3 dq2 dq1 dq0 hex manufacturer code v il 1001011197 device code v ih 11010110d6 identifier* pins
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 4 figure 1. snap! pulse programming flow chart start address = first location increment address x = 0 last address? v cc = v pp = 5v 0.5v compare all bytes to original data device passed increment address address = first location v cc = 6.5v 0.25v, v pp = 13v 0.25v program one pulse = t w = 100s last address? x = x+1 x = 10? program one pulse = t w = 100s no fail no yes verify one byte no pass device failed yes yes pass fail program mode interactive mode final verification
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 5 *stresses greater than those listed under "absolute maximum ratings" may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. ** all voltage values are with respect to gnd. absolute maximum ratings* supply voltage range, v cc **...........................-0.6v to +7.0v supply voltage range, v pp **.........................-0.6v to +14.0v input voltage range, all inputs except a9 ** ..-0.6v to v cc +1 a9.....-0.6v to +13.5v output voltage range, with respect to v ss **..................................-0.6v to v cc +1 operating free-air temperature range, t a ....-55c to 125c storage temperature range, t stg .....................-65c to 150c recommended operating conditions notes: 1. v cc must be applied before or at the same time as v pp and removed after or at the same time as v pp . the deivce must not be inserted into or removed from the board when v pp or v cc is applied. 2. during programming, v pp must be maintained at 13v 0.25v. electrical characteristics over recommended ranges of supply voltage and operating free-air temperature notes: 1. minimum cycle time = maximum access time. min nom max unit 4.5 5 5.5 v 6.25 6.5 6.75 v v cc -0.6 v cc v cc +0.6 v 12.75 13 13.25 v ttl 2 v cc +0.5 v cmos v cc -0.2 v cc +0.5 v ttl -0.5 0.8 v cmos -0.5 gnd+0.2 v t a -55 125 c v il low-level dc input voltage operating free-air temperature read mode 2 snap! pulse programming algorithm v pp high-level dc input voltage v ih supply voltage v cc read mode 1 snap! pulse programming algorithm supply voltage test conditions min max unit i oh = -20a v cc -0.2 i oh = -2.5ma 3.5 i ol = 2.1ma 0.4 i ol = 20a 0.1 i i v i = 0v to 5.5v 1 a i o v o = 0v to v cc 1 a i pp1 v pp = v cc = 5.5v 10 a i pp2 v pp = 13v 50 ma ttl-input level v cc = 5.5v, e\=v ih 500 cmos-input level v cc = 5.5v, e\=v cc 0.2v 100 i cc2 e\=v il , v cc =5.5v t cycle = minimum cycle time, outputs open 1 30 ma a high-level dc output voltage low-level dc output voltage v v v cc supply current (active) (output open) parameter i cc1 v cc supply current (standby) input current (leakage) v pp supply current output current (leakage) v pp supply current (during program pulse) v ol v oh
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 6 capacitance over recommended ranges of supply voltage and oper- ating free-air temperature, f = 1mhz* * capacitance measurements are made on sample basis only. ** all typical values are at t a = 25c and nominal voltages. switching characteristics over recommended ranges of operating conditions 1,2 notes: 1. for all switching characteristics, the input pulse levels are 0.4v to 2.4v. timing measurements are made at 2v for logic hi gh and 0.8v for logic low. (reference ac testing waveform) 2. common test conditions apply for t dis except during programming. 3. value calculated from 0.5v delta to measured output level. switching characteristics for programming: v cc = 6.5v and v pp = 13v (snap! pulse), t a = 25c 1 timing requirements for programming test conditions typ** max unit c i input capacitance v i = 0v, f = 1mhz 48pf c o output capacitance v o = 0v, f= 1 mhz 610pf parameter -12 min max min max min max t a(a) access time from address 120 150 200 ns t a(e) access time from chip enable 120 150 200 ns t en(g) output enable time from g\ 55 75 75 ns t dis output disable time from g\ or e\, whichever occurs first 3 0 50 0 60 0 60 ns t v(a) output data valid time after change of address, e\, or g\, whichever occurs first 3 000 ns c l = 100pf 1 series 74 ttl load, input t r < 20ns, input t f < 20ns -15 -20 unit test conditions parameter min max unit t dis(g) disable, output disable time from g\ 0 130 ns t en(g) enable, output enable time from g\ 150 ns parameter note: 1. for all switching characteristics, the input pulse levels are 0.4v to 2.4v. timing measurements are made at 2v for logic high and 0.8v for logic low (reference ac testing waveform). min typ max unit t w(pgm) pulse duration, program snap! pulse programming algorithm 95 100 105 s t su(a) 2s t su(e) 2s t su(g) 2s t su(d) 2s t su(vpp) 2s t su(vcc) 2s t h(a) 0s t h(d) 2s setup time, address setup time, g\ setup time, e\ hold time, data setup time, data setup time, v pp setup time, v cc hold time, address
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 7 parameter measurement information notes: 1. c l includes probe and fixture capacitance. 2.08v output under test r l = 800 ? cl = 100 pf 1 figure 3. read-cycle timing ac testing inputs are driven at 2.4v for logic high and 0.4v for logic low. timing measurements are made at 2v for logic high and 0.8v for logic low for both inputs and outputs. figure 2. ac test output load circuit waveform
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 8 figure 4. program-cycle timing (snap! pulse programming) * t dis(g) and t en(g) are characteristics of the device but must be accommodated by the programmer. ** 13v v pp and 6.5v v cc for snap! pulse programming.
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 9 asi case #114 (package designator j) smd 5962-89614, case outline x e b b1 l l1 a mechanical definition* e e1 b2 min max a --- 0.225 b 0.014 0.026 b1 0.045 0.065 b2 0.008 0.018 d --- 1.680 e 0.510 0.620 e e1 l1 0.125 0.200 l 0.015 0.070 symbol smd specifications 0.100 bsc 0.600 bsc note: these dimensions are per the smd. asi's package dimensional limits may differ, but they will be within the smd limits. *all measurements are in inches. d pin 1
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 10 asi case #208 (package designator eca) smd 5962-89614, case outline y mechanical definitions* *all measurements are in inches. b1 detail a e1 l1 b d1 l see detail a e e d a min max a 0.060 0.120 b 0.022 0.028 b1 0.006 0.022 d 0.442 0.458 d1 e 0.540 0.560 e1 e l 0.045 0.055 l1 0.075 0.095 0.050 bsc symbol smd specifications 0.300 bsc 0.400 bsc note: these dimensions are per the smd. asi's package dimensional limits may differ, but they will be within the smd limits.
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 11 ordering information device number speed ns package type operating temperature available processes smj27c010a -12 j * + smj27c010a -15 j * + smj27c010a -20 j * + device number speed ns package type operating temperature available processes as27c010a -12 eca * # as27c010a -15 eca * # as27c010a -20 eca * # example: smj27c010a-12jm example: as27c010a-15ecam/q notes: + smj prefix, mil-std-883c processing sm prefix, commercial processing as prefix, commercial or mil-std-883c processing (see note #) *operating temperature m = extended temperature range -55 o c to +125 o c i = industrial temperature range -40c to +85c # available processes /q = for ?as? prefix part numbers only, indicates that part is processed to mil-std-883c. blank = for smj prefix part numbers, the /q suffix is not used, as the smj prefix indicates mil-std-883c processing. also blank for as prefix part numbers indicating commercially (non mil-std-883c) processed parts.
uveprom uveprom uveprom uveprom uveprom smj27c010a as27c010a austin semiconductor, inc. smj27c010a as27c010a rev. 3.5 10/03 austin semiconductor, inc. reserves the right to change products or specifications without notice. 12 asi to dscc part number cross reference* asi package designator eca ti part #** smd part # as27c010a-12ecam/q 5962-8961420qya as27c010a-15ecam/q 5962-8961419qya as27c010a-20ecam/q 5962-8961417qya asi package designator j ti part #** smd part # smj27c010a-12jm 5962-8961420qxa smj27c010a-15jm 5962-8961419qxa smj27c010a-20jm 5962-8961417qxa * asi part number is for reference only. orders received referencing the smd part number will be processed per the smd. ** parts are listed on smd under the old texas instruments part number. asi purchased this product line in november of 1999.

▲Up To Search▲

Price & Availability of AS27C010A-15ECAMQ

	To Download AS27C010A-15ECAMQ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .